The performance of a shared memory multiprocessor system with a multiple-bus interconnection network is studied in this paper. The e ect of bus and memory contention is modeled using a probabilistic model and a closed form solution for the acceptance probability of each processor is presented. It is assumed that each processor in the system has a distinct priority assigned to it and that arbitration is based on priority. Whenever a request from a processor is rejected due to bus or memory con icts, the request is resubmitted until granted. Based on the model, individual processor acceptance probabilities are rst estimated, from which the e ective memory bandwidth is computed. The accuracy of the analytical model is veri ed based on simulation results. Results from the model are compared against other approximate models previously reported in literature. It is observed that the inaccuracy of the model measured in terms of error from simulation results is less than that in previously reported studies.
Introduction
A variety of interconnection networks have been used for interconnecting processors and memories in shared memory multiprocessor systems 8]. This paper presents an analytical model for one of these, the multiple-bus interconnection network. A multiple-bus system consists of N processors P 0 ; P 1 ; P 2 ; ::::::::::P N?1 (each may have its own private cache, local memory and local I/O), connected to a set of M memory modules M 0 ; M 1 ; ::::M M?1 by B buses B 0 ; B 1 ; ::::::B B?1 as in Fig. 1 . Memory and bus con icts in these systems are typically resolved by two-stage arbitration schemes which employ policies of random choice, daisy chaining, round-robin, xed-priority, or rotating priority. In two-stage arbitration, memory con icts are resolved rst, by M 1-of-N arbiters, one per memory bank. The processor requests selected by the memory arbiters are then allocated a bus by a B-of-M arbiter.
The performance of various multiprocessor con gurations have been studied widely in the past using analytical models and simulations. 13] etc. derived simple closed-form equations for calculating the memory bandwidth of crossbar and/or multiple-bus systems, but with the assumption that rejected requests are ignored. The errors in these solutions, approximately 10% in some cases, and the complexity of exact Markov models prompted researchers 14] 15] 24] to develop probabilistic models which consider resubmission of rejected requests. For instance, Yen, Patel and Davidson 24] considered a model for crossbar networks in which the blocked processors resubmit their requests to the same memories in the next cycle. Similarly, Liu and Wang 14] considered the resubmission of rejected requests and obtained an expression for the probability of acceptance of each processor in a prioritized crossbar system. They also derived the e ective memory bandwidth from the probability of acceptance and showed that the prioritized model yields similar effective memory bandwidth results as the steady-state ow method 24], for crossbar networks. Yen et. al. 24] and Liu and Wang 14] consider crossbar systems only. More recently, Mahmud 15] used steady-state ow approach, to study multiple-bus systems in which processors and memories are organized as clusters. In this paper, we develop a probabilistic model for multiple-bus systems, considering resubmission of rejected requests. Based on the model, individual processor acceptance probabilities are rst estimated, from which the e ective memory bandwidth is computed. Our analysis of e ective memory bandwidth yields a closed-form solution. By contrast, the solution in 15] uses steady-state ow approach 24], which therefore requires solving a nonlinear equation by iterative improvements. This paper presents an analytical solution for processor acceptance probabilities and e ective memory bandwidths of prioritized multiple-bus multiprocessor systems considering resubmitted requests, and compares the analytical results with simulation data and other analytical solutions previously reported in literature. In Section 2, the prioritized multiple-bus model assumptions are described. In Section 3, an analytical model for acceptance probability of each processor is developed rst. Then a preliminary equation to compute e ective memory bandwidth based on the acceptance probabilities and the static request rate of the processors is derived. Finally, the increase in request rate due to resubmission is considered, a dynamic request rate is evaluated, and the bandwidth equation is accordingly modi ed to improve the accuracy. In Section 4, the results from our analytical model is compared with simulation results and analytical models previously reported in literature. Section 5 o ers concluding remarks.
Assumptions
As in most of the previous studies, our analysis is also based on the homogeneous model which assumes that each processor has the same rate R for generating new requests which are uniformly distributed among all memory modules. The assumptions of the model in this paper are stated below:
1. Each processor in the system is assigned a distinct priority. Processor P 0 has the highest priority and P n?1 has the lowest priority. Processor P 0 can never be blocked. Processor P k can be blocked only by those processors with higher priority viz. P 0 ; P 1 , . . . .P k?1 .
2. At the beginning of each memory cycle each processor generates a new request with a probability R. Thus R is also the average number of new requests generated per cycle by each processor. Processors that have been denied service in the previous cycle will not generate a new request, but will resubmit the previous request.
3. The processors are synchronized, i.e., the processors issue requests at the beginning of a cycle.
4. The requests are uniformly distributed over the memory modules.
5. The memory cycle time is a constant. The propagation delays and arbitration times are considered as part of the cycle time and are not modeled explicitly.
6. During a cycle, the requests to each memory module are resolved on the basis of processor priority and the processor with the highest priority is chosen from those currently requesting the module. Then buses are assigned to B of those selected processors which have higher priorities and the other processors requests are ignored.
3 An Analytical Model E ective memory bandwidth, acceptance probability, blocking probability, and throughput are popular metrics used to indicate the performance of multiprocessor systems. E ective memory bandwidth (EMBW) is de ned as the average number of memory modules remaining busy in a cycle. The acceptance probability of a processor is de ned as the probability that the request from that processor will be accepted in any cycle.
The blocking probability of a processor is the complement of acceptance probability, i.e., the probability that the processor's request is blocked either due to bus or memory contention. In fact, all these measures are interrelated and the one particularly favored in past studies is EMBW. We use EMBW and acceptance probability in our performance evaluation. Acceptance probability is particularly relevant in the study of a prioritized system, because the performance of each individual processor can be studied. EMBW is also chosen because (i) it is a very popular performance metric, (ii) extensive results from previous studies are available for comparison, and (iii) it serves as a yardstick to verify the accuracy of the new models developed in this paper. In Section 3.1, we describe Stirling numbers 11] 13] 14], which are used in deriving our solution. In Section 3.2, we develop an analytical model for the probability of acceptance of each processor in the system. In Section 3.3, an equation to compute EMBW from the acceptance probabilities is presented.
Stirling Numbers
As noted in 20], the number of ways of placing n distinct objects into k distinct cells with no cell left empty is equal to 
It follows that the number of ways of placing r distinct objects into n nondistinct cells with no cell left empty is equal to S(r; n). The Stirling numbers of the second kind satisfy the recurrence relation S(n; k) = kS(n ? 1; k) + S(n ? 1; k ? 1) for 1 < k < n ? 1 : : : (2) 3.2 Probability of Acceptance Let PA(k) represent the acceptance probability of processor P k where k is the assigned priority in any cycle after the system has reached equilibrium. Probability of acceptance PA(0) is always equal to 1. Let E i be the event that processor P i does not block processor P k for 0 i k. For k 1, PA(k) can be expressed as
: : : : : :
Let a i denote the probability that processor P i makes a new request and blocks processor P i+1 due to memory or bus contention, provided that processors with a priority higher than P i do not block it, i.e., if P 0 ; P 1 ; : : : ; P i?1 do not block P i+1 . Let b i be the probability that P i resubmits a rejected request and blocks P i+1 . Note that b 0 is always 0, since processor P 0 is never blocked. Thus,
= PA(1) 1-Prob(P 1 blocks P 2 provided that P 0 does not block P 2 )] = PA(1) 1-Prob( P 1 issues a new request and blocks P 2 ) -Prob(P 1 resubmits a rejected request and blocks P 2 )] = PA (1) . . . In general, PA(k) = PA(k-1) 1-Prob(P k?1 blocks P k given that P 0 ; P 1 ; : : : P k?2 do not block P k )] = PA(k-1) 1 -(Prob that P k?1 issued a new request and blocked P k ) -(Prob that P k?1 resubmitted a rejected request and blocked P k ) ]
In the above equation, term a k?1 considers the e ect of new requests issued by higher priority processors and b k?1 represents the e ect of rejected requests which are resubmitted. Whenever a request is rejected, it is resubmitted until the request is granted. Until that time, obviously, the processor does not issue any new requests. In any cycle, the processor submits a maximum of one request, either a new request or a resubmitted request. Hence we modify the above equation to account the fact that there are no new requests in the cycles when there is a resubmitted request. This term is properly accounted by the product of a k?1 and b k?1 , i.e., by the factor a k?1 b k?1 .
Hence,
where a k?1 and b k?1 are derived as follows. Derivation of a i Now we have to determine a 0 ; a 1 ; : : : a k?1 , where a 0 = Prob(P 0 blocks P 1 ) a 1 = Prob( P 1 issues a new request and blocks P 2 given that P 0 does not block P 2 )
. . . a k?1 = Prob( P k?1 issues a new request and blocks P k given that P 0 ; P 1 ; :::::::P k?2 do not block P k . Let A represent the event that P 0 does not block P 2 . And let B denote the event that P 1 does not block P 2 and P 0 does not block P 2 . Then, a 1 is represented by the conditional probability Prob(B j A). This conditional probability may be expressed in terms of the joint probability Prob(A T B) and the marginal probability Prob(A). Prob (P 0 does not block P 2 )
Now rede ning A and B as the events A : P 0 and P 1 do not block P 3 and B : P 2 blocks P 3
and proceeding in a similar fashion, we obtain a 2 = 1 ?
=1 -Prob (P 0 ; P 1 and P 2 do not block P 3 )
Prob (P 0 and P 1 do not block P 3 ) In general, a k?1 = 1 -Prob (P 0 ;P 1 ;P 2 :::P k?1 do not block P k )
Prob (P 0 ;P 1 ;P 2 :::P k?2 do not block P k )
Now we have to determine the probability that P 0 ; P 1 ; P 2 ; ::::::::::P k?1 do not block P k . Bus and memory contentions have to be considered in order to determine this probability. ProcessorP k gets blocked if the higher priority processors requested the same memory module, or they used up all the B buses in the system. As rst explained 
When the request rate of the processor is less than 1.0, we need to consider the probability of exactly i processors making a request. Hence the probability that P k is not blocked by i higher priority processors is k i
Hence the probability that P 0 ; P 1 ; P 2 : : :
We can similarly obtain the probability that P 0 ; P 1 ; P 2 ; P 3 . . . . . . P k?2 do not block P k as : : :
This equation may be mathematically manipulated to obtain a k?1 as equal to R M for the crossbar case, and hence for crossbar if resubmitted requests are not considered,
which has also been derived in previous literature 14] using other methods.
Derivation of b i
The probability that P 1 issues a new request and blocks P 2 is equal to a 1 ; hence the probability that P 1 was blocked in the previous cycle and hence resubmits a rejected request in the current cycle is b 1 = a 1 (1 ? PA (1)):
Similarly, we know that a 2 is the probability that P 2 issues a new request and blocks P 3 . To determine b 2 , we need to know the patterns in which P 2 gets blocked. Processor P 2 could be blocked by P 0 or P 1 or both. However, in calculating b 2 , which is the probability that P 2 resubmits a rejected request and blocks P 3 given that P 0 and P 1 do not block P 3 , we need to include only the cases of P 2 being blocked by either P 0 or by P 1 but not by both. As explained in 14], this is because if P 2 was blocked by P 0 and P 1 in the previous cycle, then P 1 must also resubmit the same request, thus implying that P 1 also blocks P 3 in the current cycle. The probability with which P 2 resubmits a rejected request and blocks P 3 , given that P 0 and P 1 do not block P 3 may now be given as b 2 = a 2 X 1 ? PA (2) represents the probability that P 2 will be blocked only by P 0 or by P 1 , given that P 2 is blocked.
Following the above analysis, we may obtain the expression for the general case as follows:
Probability that P k?1 resubmits a rejected request and blocks P k is a k?1 X 1 ? PA(k ? 1)]X Prob P k?1 is blocked by exactly one processor Prob P k?1 is blocked by any processor where a k?1 is the probability that P k?1 issues a new request and blocks P k . The probability that P k?1 is blocked by exactly one processor is, : : : (9) Note that equation 9 is reduced to R which reduces to 0 as R approaches to 1, but never becomes negative.
E ective Memory Bandwidth (EMBW)
EMBW is de ned as the expected number of accepted requests from all processors in each cycle. We use acceptance probability to evaluate EMBW. Since PA(k) is the acceptance probability of processor P k ; R(k)PA(k) represents the contribution of the particular processor P k towards system memory bandwidth. The e ective memory bandwidth of the whole system is obtained by summing up the contributions from all processors. Hence
where R(k) is the request rate of processor P k .
The request rate R is de ned as the average number of requests per cycle, which is also the probability of a processor making a new request in a given cycle. This request rate R does not re ect the resubmission of rejected requests. It has been shown by Hwang and Briggs 10] that an adjusted request rate considering the resubmitted requests also as new requests can be derived based on a Markov graph. This modi ed request rate is called dynamic request rate and is denoted by R 0 . This dynamic request rate of a processor with priority number k is represented by R 0 (k). Following the derivation of dynamic request rate given in 10], it can be shown that R 0 (k) = R R + PA(k)(1 ? R)
: : :
where R 0 (k) is the dynamic request rate of P k , R is the static request rate, and PA(k) is its probability of acceptance.
It may be noted that when request rate R is equal to 1, R 0 also equals 1, since Equation 11 reduces to R/R = 1. This can be explained rather easily; a processor can submit a maximum of 1 request in a cycle, either a new request or a resubmitted request. In a prioritized system, each processor will have a di erent dynamic request rate even if all the processors may have the same static request rate. This is because the processors have di erent priorities and therefore each has an acceptance probability depending on its priority . Lower priority processors become blocked often and hence resubmit their requests frequently. Hence they have very high dynamic request rates. On the other hand, higher priority processors do not get blocked very often and resubmissions are fewer in number. Hence they have lower dynamic request rates relative to the lower priority processors. In fact R 0 (k) represents the overall request rate if resubmission of a rejected request is also treated as a new independent request. This modi cation in request rate will be very prominent in systems where there are fewer buses since bus contention is quite high in such systems and it results in a large number of rejections and resubmissions.
Considering the dynamic request rate, e ective memory bandwidth becomes
where R 0 (k) is the dynamic request rate of processor P k .
It may be noted that the EMBW for a system of a particular size is independent of whether it is a prioritized or non-prioritized con guration. But the contributions from the individual processors are di erent in the two systems. In the non-prioritized system, all processors contribute equally whereas in a prioritized system, the contribution depends on the priority. E ective memory bandwidth can be calculated using Equation 12 with probability of acceptance from Equation 3. Equation 3 slightly overestimates PA(k) values, and hence the EMBW calculated using Equation 12 may exceed the bus number for a con guration with only one or two buses. This problem is corrected by considering the computed value or B whichever is smaller.
Performance Comparison
In this section the results obtained from the models in this paper are compared against models from previous researchers and simulation results. A simulator for a prioritized multiple-bus system was developed in SIMSCRIPT II. 5 21] . A system with N processors, M memories and B buses is modeled with each processor assigned a distinct priority. The simulator accurately follows the model in Section 2. The program delivers the probability of acceptance of a request from each processor and the overall system bandwidth. Further details of the simulator including the source code may be found in 11].
Probability of Acceptance
Previous results on acceptance probability are available from Liu and Jou 13] only. Estimated values of acceptance probability PA(k) values from the proposed model and the model in 13] are compared for a few representative con gurations. Figure 2 shows the percent errors for an 8 X 8 X 5 and 16 X 16 X 9 system. It may be observed that the proposed model is signi cantly more accurate than the previous model developed by Liu and Jou 13] . Another observation is that the model inaccuarcy increases with decrease in processor priority.
Another study is based on the PA(k) value of the lowest priority processor in the system, for various bus numbers. The lowest priority processor is chosen because that indicates the worst case performance. Fig. 3 shows the acceptance probability for the lowest priority processor in a 16 X 16 system, for R = 0:2 and R = 0:5. It is seen that the proposed model is better than the model in 13].
A third comparative study is based on the PA(k)s in a single bus system for various processor priorities. Fig. 4 shows the acceptance probability for 8 X 8 and 16 X 16 systems. It is again seen that the proposed model is better than the model in 13]. Fig 5, we plot the percent error in EMBW for 16 X 16 and 8 X 8 systems for various bus numbers, for the di erent models. All previous models except Mudge et al's iterative model had higher errors than the proposed model. Even Mudge's iterative model yields low errors for R = 0:5, but for request rate R = 1, the proposed model is signi cantly better than that model. In the crossbar case, at R=1.0, the inaccuracy reduces from 6 or 7% to less than 0.5% for both 16 X 16 and 8 X 8 systems. The bandwidth and percentage errors for 8 X 8 X B and 16 X 16 X B systems for various bus numbers, from our model and results from previous researchers are also presented in Table 1, Table 2, Table 3, and Table 4 , in Appendix I. Fig 5 illustrates the results for only request rates 0.5 and 1.0. It would be interesting to study the performance at other request rates as well. Results from 13] are available at all request rates, and hence we perform a comparison. The variation of error in EMBW with respect to request rate is illustrated in Fig 6 for 
Summary and Conclusion
We derived an analytical model for multiple-bus multiprocessor systems. In most of the approximate models in the past, for reason of simplicity, rejected requests are ignored. Our model considers resubmission of rejected requests and hence the results are closer to ideal (simulation) results than those reported in previous studies. Since crossbar is a special case of multiple-bus, the model can be used for crossbar systems as well. 
